Substrate Design Augmentation for Die Placement Reference at Die Attach Process
Journal of Engineering Research and Reports,
Die placement reference in die attach process is one of the critical aspects in measuring the actual die placement especially for the device that has a required measurement. This paper focused on the re-design on the layout of the substrate ball grid array (BGA) package with cross fiducials at the singulation lane which are located at the corner portions of the device. The cross fiducial would serve as a reference when measuring the actual placement of the Silicon die in the package. With this improvement, the technicians and operators could now easily identify the reference based on the mount and bonding diagram requirement.
- Die attach process
- pattern recognition
- substrate design
How to Cite
Salcedo MR et al. Enhanced die attach process defect recognition on QFN leadframe packages. Journal of Engineering Research and Reports. 2021; 20(3);92-96.
Freed M, et al. Autonomous on-wafer sensors for process modeling, diagnosis, and control. IEEE Transactions on Semiconductor Manufacturing. 2001;14(3); 255-264.
Gablan AG, et al. Improved die attribute recognition via colored glass wafer. Journal of Engineering Research and Reports. 2021;20(6);52-56.
Oh HW, et al. Gerber-character recognition system of auto-teaching program for PCB assembly machines. SICE 2004 Annual Conference. Japan. 2004;1;300-305.
Buenviaje Jr. S, et al. Process optimization study on leadframe surface enhancements for delamination mitigation. IEEE 22nd Electronics Packaging Technology Conference (EPTC). Singapore. 2020;95-100.
Chin LS, et al. Epoxy die attach challenges in miniature and compact DFN/QFN packages. IEEE 10th Electronics Packaging Technology Conference (EPTC). Singapore. 2008;475-480.
Sumagpang Jr. A, et al. Introduction of reverse pyramid configuration with package construction characterization for die tilt resolution of highly sensitive multi-stacked dice sensor device. IEEE 22nd Electronics Packaging Technology Conference (EPTC). Singapore. 2020;140-146.
Kahler J, et al. Pick-and-place silver sintering die attach of small-area chips. IEEE Transactions on Components, Packaging and Manufacturing Technology. 2012;2(2).
Dinglasan J, et al. A robust approach of maintaining epoxy position on die attach process of tapeless QFN packages. Journal of Engineering Research and Reports. 2021;20(6);109-114.
Abstract View: 27 times
PDF Download: 14 times