Process Optimization to Eliminate Automatic Alignment Failures on the Scalable Device
Journal of Engineering Research and Reports,
The paper focused in addressing the auto align defect at in-strip testing of a semiconductor scalable device in a leadframe technology. Pareto diagram and potential risk analysis were completed to identify the top reject contributors and eventually come-up with the robust solution. Reverse flow was employed to eliminate the alignment issues. The reverse flow, which is testing prior singulation process, eventually resolved the auto align and other singulation related defects as testing is done on a strip form. Ultimately, the error-proofing or Poka-Yoke approach by reverse flow lead to the elimination of auto align failures at final test. For future works, the parameters and learnings could be used on devices with similar assembly defect occurrence.
- Auto align
- test process
How to Cite
Sumagpang Jr. A, Rada A. A systematic approach in optimizing critical processes of high density and high complexity new scalable device in MAT29 risk production using state-of-the-art platforms. Presented at the 22nd ASEMEP Technical Symposium, Philippines; 2012.
Nenni D, McLellan P. Fabless: The transformation of the semiconductor industry. Create Space Independent Publishing Platform, USA; 2014.
Coombs C, Holden H. Printed circuits handbook. 7th Ed., McGraw-Hill Education, USA; 2016.
Harper C. Electronic packaging and interconnection handbook. 4th Ed., McGraw-Hill Education, USA; 2004.
Liu Y, Irving S, Luk T, Kinzer D. Trends of power electronic packaging and modeling. 10th Electronics Packaging Technology Conference. Singapore. 2008;1-11.
Xian TS, Nanthakumar P. Dicing die attach challenges at multi die stack packages. 35th IEEE/CPMT International Electronics Manufacturing Technology Conference. Malaysia. 2012;1-5.
Saha S. Emerging business trends in the semiconductor industry. Proceedings of PICMET '13: Technology Management in the IT-Driven Services (PICMET). USA. 2013;2744-2748.
Tsukada Y, Kobayashi K, Nishimura H. Trend of semiconductor packaging, high density and low cost. 4th International Symposium on Electronic Materials and Packaging. Taiwan. 2002;1-6.
Gomez FR, Mangaoang Jr. T. Elimination of ESD events and optimizing waterjet deflash process for reduction of leakage current failures on QFN-MR leadframe devices. Journal of Electrical Engineering, David Publishing Co. 2018;6(4):238- 243.
Sumagpang Jr. A, Gomez FR, Rodriguez R. Tool setup improvement for package scratch mitigation at end-of-line process. Journal of Engineering Research and Reports. 2020;12(3):1-5.
Abstract View: 541 times
PDF Download: 506 times