Integration of EMI Shielding Design for Substrate Package Isolation

Main Article Content

Frederick Ray I. Gomez
Rennier S. Rodriguez

Abstract

This paper presents a modified substrate design that would enable a bottom electromagnetic interference (EMI) shielding protection for EMI sensitive integrated unit (IC). The modified substrate design is applied and incorporated to the existing and known shielding technique to fully proof the structure to external interference through the application of EMI shielding layer on the substrate configuration. The EMI shielding layer will be connected to the surface coating (EMI shielding) and ground channel of the substrate and the external board.

Keywords:
EMI, integrated circuit, semiconductor, substrate

Article Details

How to Cite
Gomez, F. R. I., & Rodriguez, R. S. (2020). Integration of EMI Shielding Design for Substrate Package Isolation. Journal of Engineering Research and Reports, 17(2), 18-22. https://doi.org/10.9734/jerr/2020/v17i217184
Section
Original Research Article

References

Yeap LL. Meeting the assembly challenges in new semiconductor packaging trend. 34th IEEE/CPMT International Electronic Manufacturing Technology Symposium (IEMT). Malaysia. 2010;1-5.

Tsukada Y, et al. Trend of semiconductor packaging, high density and low cost. 4th International Symposium on Electronic Materials and Packaging, Taiwan; 2002.

Sumagpang Jr. A, Rada A. A systematic approach in optimizing critical processes of high density and high complexity new scalable device in MAT29 risk production using state-of-the-art platforms. Presented at the 22nd ASEMEP Technical Symposium, Philippines; 2012.

Liu Y, et al. Trends of power electronic packaging and modeling. 10th Electronics Packaging Technology Conference. Singapore. 2008;1-11.

May GS, Spanos CJ. Fundamentals of semiconductor manufacturing and process control. 1st Ed., Wiley-IEEE Press, USA; 2006.

Nenni D, McLellan P. Fabless: The transformation of the semiconductor industry. CreateSpace Independent Publishing Platform, USA; 2014.

Harper C. Electronic packaging and interconnection handbook. 4th Ed., McGraw-Hill Education, USA; 2004.

Coombs C, Holden H. Printed circuits handbook. 7th ed., McGraw-Hill Education, USA; 2016.

Doering R, Nishi Y. Handbook of semiconductor manufacturing technology. 2nd Ed., CRC Press, USA; 2007.

Gomez FR, Mangaoang Jr. T. Elimination of ESD events and optimizing waterjet deflash process for reduction of leakage current failures on QFN-mr leadframe devices. Journal of Electrical Engineering, David Publishing Co. 2018;6(4):238-243.

Gomez FR, et al. Protection from ESD during the manufacturing process of semiconductor chips. US patent no. US10388594; 2019.

ESD Association. Fundamentals of ESD, device sensitivity and testing. USA; 2011.