Ball Misplace Mitigation through Process Optimization of Advanced Leadframe Package
Journal of Engineering Research and Reports,
One of the challenging assembly processes in semiconductor manufacturing industry is stencil printing using solder paste as direct material. With this technology, some issues were encountered during the development phase of an advanced leadframe device and one of which is the solder ball misplace or off-centered ball. This paper, hence, focused on addressing the ball misplace issue at stencil printing process. Comprehensive parameter optimization particularly on the print speed and print force was employed to eliminate or significantly reduce the ball misplace defect at stencil printing process. With this process optimization and improvement, a reduction of around 96 percent ball misplace occurrence was achieved.
- Solder bumping
- stencil printing process
- off-centered ball
How to Cite
Hwang J. Solder paste in electronics packaging: Technology and applications in surface mount, hybrid circuits, and components assembly. Ven Nostrand Reinhold, New York, USA; 1989.
Tan CE, et al. Challenges of ultimate ultra-fine pitch process with gold wire & copper wire in qfn packages. 36th International Electronics Manufacturing Technology Conference. Malaysia. 2014;1-5.
Saha S. Emerging business trends in the semiconductor industry. Proceedings of PICMET '13: Technology Management in the IT-Driven Services (PICMET). USA. 2013;2744-2748.
Liu Y, et al. Trends of power electronic packaging and modeling. 10th Electronics Packaging Technology Conference. Singapore. 2008;1-11.
Geng H. Semiconductor manufacturing handbook. 2nd Ed. McGraw-Hill Education, USA; 2017.
Coombs C, Holden H. Printed circuits handbook. 7th Ed., McGraw-Hill Education, USA ; 2016.
Nenni D, McLellan P. Fabless: The transformation of the semiconductor industry. Create Space Independent Publishing Platform, USA; 2014.
Harper C. Electronic packaging and interconnection handbook. 4th ed. McGraw-Hill Education, USA; 2004.
Rodriguez R, Gomez FR. Pick and place process optimization for thin semiconductor packages. Journal of Engineering Research and Reports. 2019; 4(2):1-9.
Sumagpang Jr. A, Rada A. A systematic approach in optimizing critical processes of high density and high complexity new scalable device in MAT29 risk production using state-of-the-art platforms. Presented at the 22nd ASEMEP Technical Symposium, Philippines; 2012.
Gomez FR, Mangaoang Jr. T. Elimination of esd events and optimizing waterjet deflash process for reduction of leakage current failures on qfn-mr leadframe devices. Journal of Electrical Engineering, David Publishing Co. 2018;6(4):238-243.
Abstract View: 294 times
PDF Download: 288 times